## **ELEC 3004/7312: Signals Systems & Controls** EXPERIMENT 1: INTRODUCTION TO THE NEXYS 2

## Aims

In this laboratory session you will:

- 1. Gain familiarity with the workings of the **Digilent Nexys 2** for DSP applications;
- 2. Have a first look at the Xilinx ISE software for FPGA programming, using both VHDL and schematics, as well as **Digilent Adept** download software;
- 3. Appreciate the use of a look-up-table (LUT) method for generating periodic signals, such as sine waves.
- 4. See the effects of reconstruction filters.

# Introduction

Digilent's Nexys 2 is a **field programmable gate array** (FPGA) development board that allows for rapid and interactive implementation and debugging of FPGA designs. The Nexys2 provides communications to and from the FPGA, plus access to a wide range of peripherals such as LCD, RAM, serial flash memory, and analogue to digital/**digital to analogue converters** (ADC/**DAC**) via IO ports. This experiment focuses on the **DAC** interfaces, which are available in 8-bit as well as 12-bit versions.



# Equipment

- 1. PC with Xilinx ISE 13.4, Digilent Adept & MATLAB;
- 2. Nexys 2 + USB to JTAG interface cable/s
- 3. Digilent PMOD-DA2 DAC board and PMOD-CON4 RCA board
- 4. Oscilloscope
- 5. 2 x cable: RCA male to BNC male approx 0.5 1 m
- 6. 1 x E36 DAC Filter board (UQ designed)



## Preparation

Note: (Individual) Preparation will be checked and marked at the start of each laboratory class. Hand in your preparation answers on a sheet to your tutor before the lab session.

Keep a copy to work with in the lab. Keep your marked sheet once it has been returned.

## <u>No preparation = no labs (no assessment). It will be best if you can maintain a log book for the labs.</u>

Read and familiarise yourself with the following documents available from the course (or manufacturer's) website:

- The Nexys 2 Reference Manual Pages 1-5, 15, 17; http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,789&Prod=NEXYS2
- Digilent PMOD interface boards: <u>http://www.digilentinc.com/Products/Catalog.cfm?NavPath=2,401&Cat=9</u>
- PMOD DA2 Dual 12-bit DAC <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,487&Prod=PMOD-DA2</u>
- PMOD AD1 Dual 12-bit ADC http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,499&Prod=PMOD-AD1

## Answer the following questions:

- 1. Tabulate the two's complement binary representation of the decimal numbers -8 to 7. How many bits are required to do this? Identify the "sign bit" and the most significant bit.
- 2. Tabulate the unsigned binary representation of the decimal numbers 0 to 15. If this binary representation is then "shifted" (i.e., AC coupled) so that 0 represents  $-V_{DD}/2$  and 15 represents  $+V_{DD}/2$ , again, identify the "sign bit" and the most significant bit.
- 3. Given the PMOD-AD1 can handle a range of input levels from GND to  $V_{DD}$  (where  $V_{DD} = 5v$ ) and it has a 12-bit, unipolar binary analogue to digital (ADC), what is the quantisation step-size of the ADC?
- 4. The PMOD-DA2 is a 12-bit unipolar DAC with an output range from GND to VDD (where  $V_{DD} = 5v$ ). What is the quantisation step-size of its output?
- 5. Can you explain how the code in SINEWAVE.VHD generates a sine wave? Can you predict the effect of increasing the number of samples in the LUT?
- 6. For 12-bit unsigned binary, what are the maximum and minimum decimal values?
- 7. Convert the minimum and maximum values, as well as 2048, 2831 and 3495 to hexadecimal, then into 12-bit binary. What are the values of I (index) for these values in the Look-up-table in the appendix?



Nexys 2 FPGA Board



PMOD-CON4, PMOD-DA2, USB-JTAG

## Procedure

### Part 1: Getting familiar with the Nexys 2 by generating a sine wave

1. Start Xilinx ISE using the desktop icon or run C:\Xilinx\13.4\ISE\_DS\ISE\bin\nt64\ise.exe



Assemble the Nexys2 Board with a PMOD-CON4 (RCA), DAC Filter Board and PMOD-DA2 attached to JB1, as shown on page 1.

Now connect an RCA/BNC cable between the PMOD-CON4 upper socket and CH 1 on the oscilloscope, then connect a second cable from the lower PMOD-CON4 socket to CH 2 on the oscilloscope.

2. Create an FPGA Project



3. Click on "New Project".

4. Type in the Location or Working Directory, then the Name of your Project. *If you use a network drive, this will significantly slow things down, so use a local drive or USB drive!* 

You may have to use the Browse Directory button [...]

Enter the Device Properties as shown: General Purpose, Spartan 3E, XC3S500E, FG320, -4, HDL, XST, ISIM, VHDL

reate New Pro	oject on and type.		Project Settings Specify device and project properties. Select the device and design flow for the pr	oject	
Enter a name, loca	tions, and comment for the project		Property Name	Value	
Name:	Prac 1a		Evaluation Development Board	None Specified	
Location:	C:\ELEC3004\Prac1a		Product Category	General Purpose	
			Family	Spartan3E	
Working Directory:	C:\ELEC3004\Practa		Device	XC3S500E	
Description:			Package	FG320	
			Speed	-4	
			Top-Level Source Type	HDL	
			Synthesis Tool	XST (VHDL/Verilog)	
			Simulator	ISim (VHDL/Verilog)	
			Preferred Language	VHDL	
			Property Specification in Project File	Store all values	
Select the type of t	top-level source for the project		Manual Compile Order		
Top-level source ty	/pe:		VHDL Source Analysis Standard	VHDL-93	
HDL		-	Enable Message Filtering		

5. You will now see a Project Summary page. Click "Finish"

The files for your project can now be added

-X-)	> ISE Project Navigator (0.87xd) - C1/ELEC3004/Prac1a/Prac1axise - [ISE Design Suite InfoCenter]	- • X
	File Edit View Project Source Process Tools Window Layout Help	_ <i>6</i> ×
🚱 🍃 New Project Wizard	□ → 日前は X 0 0 X いい ※ タクタタク 図 区 き日 □ □ ノ 2 2 X ▼	
	Design ↔ □ f × ③	
Project Summary	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	a Pracla	
Project Navigator will create a new project with the following specifications.	📅 🛱 🖾 x3s500e-4fg320 🗉 👘 ISE Design Suite 13 Release Overview	
Project:	Empty View ISE Design Suite Highlights:	
Project Name: Pracla	The view currently contains no files.	
Project Path: C:\ELEC3004\Prac1a	using the toobar at left, commands	
Working Directory: C:\ELEC3004\Prac1a	from the Project menu, and by Includes Intelligent Clock Gating to reduce dynamic power	
Description:	Libraries panels.	
Top Level Source Type: HDL	Use:  Improved productivity in embedded design, implementation design flow, and verification.	=
Particular Control of	New Source: To create a      IEEE P1735 encryption flow for simulation inter-operability	
Device:	Cadence® AXI BUS Function Model (BFM), solid separately, to verity your AXI4 IP	
Device volge500e	P C No occurs and a contract of the second s	
Package: fg320	IP Updates: Click here for the IP Release Notes library updates and new products.	
Speed: -4		
	Resources	
Top-Level Source Type: HDL	ISE Design Suite: Release Notes Guide (Including What's New in Xillinx ISE Design Suite Chapter)	)
Synthesis Tool: XST (VHDL/Verilog)	ISE Design Suite: Installation and Licensing Guide	
Simulator: ISim (VHDL/Verilog)	Known Issues in the Xilinx ISE Design Suite 13 Release	
Preferred Language: VHDL		_
Property Specification in Project File: Store all values		
Manual Compile Order: false	e m	÷
VHDL Source Analysis Standard: VHDL-93	🍃 Start 📽 Design 👔 Files 🚺 Libraries 🍃 ISE Design Suite InfoCenter 🛛	
Manager Tillagering, diashlad	Console	⇔⊡ 8 X
message rittering: disabled		*
		ŀ
Hinish Cancel	📋 Console 💟 Errors 🤔 Warrings 🖓 Find in Files Results	
		Â

6. Download the following files from the ELEC3004 website and place them in your Working Directory:

sinewave.vhd	clockdiv1.sym
clockdiv_1.vhd	SINEWAVE.sym
DAC_CTRL.vhd	DA2RefComp.sym
DA2RefComp.vhd	DAC_CTRL.sym
squarewave.vhd	squarewave.sym
triwave.vhd	triwave.sym
Prac1_a.sch	ELEC3004top.ucf

#### These may also be available in a zip file

7. Now use **Project\Add Source** and add all the files.

SE Project Navigator (0.87xd) - C:\ELEC3004\Prac1a\Prac1a.xise - [ISE Design Suite InfoCenter]							
File Edit View Project Source Process Tools	Project Source Process Tools Window Layout Help						
🗋 ờ 🗐 🕼 🎽 Trew Source	P 🕫 🕫 🔎 💽 🔚 🗄 📼 📼 🥓 🛠 🛛 🕨 🕱 🛠						
Design 🛃 Add Source		A					
View:      Add Copy of Source	ase Overview Design Resources Documentation Project Navigator						
Hierarchy New VHDL Library							
Pracla Manual Compile Order Manual Compile Order Import Custom Compile File List	E Design Suite 13 Release Overview						
Image: Constraint of the second sec	E Design Suite Highlights:						
using the t from the P Cleanup Project Files	<ul> <li>Begin designing in Kintex™ -7 and Virtex®-7 devices today</li> </ul>						
using the E Libraries p Generate Tcl Script	Includes Intelligent Clock Gating to reduce dynamic power     Team Design Flow     Improved productivity in embedded design, implementation design flow, and verification.						
Design Goals & Strategies	IEEE P1735 encryption flow for simulation inter-operability	E					
Design Summary/Reports	Cadence® AXI Bus Function Model (BFM), sold separately, to verify your AXI4 IP						
Design Properties							

iize 🔻 New fold	ler			Ⅲ ▼	also all	ows you to specify the D	esign View associa	ation	, and for VHDL sources the library, for
System (C:)	Name	Date modified	Туре	Size	source	s which are successfully	added to the proje	ect.	
AddInLM	🍌 _xmsgs	5/03/2012 5:58 PM	File folder			File Name	Association		Library
ADS200901	퉬 iseconfig	5/03/2012 6:08 PM	File folder		1 (	clockdiv 1.vhd	All	-	work
cygwin	clockdiv_1.vhd	3/03/2010 2:14 PM	VHDL File	2 KB			News	-	
Database	📓 clockdiv1.sym	9/03/2010 11:58 AM	SYM File	1 KB	2	CIOCKUIVI.sym	None	-	
Drivers	DA2RefComp.sym	16/07/2010 2:55 PM	SYM File	3 KB	3 🤇	DA2RefComp.sym	None	-	
Eclipse SDK	DA2RefComp.vhd	19/07/2010 10:28	VHDL File	10 KB	4 🤇	DA2RefComp.vhd	All	•	work
ELEC2004	DAC_CTRL.sym	9/03/2010 2:59 PM	SYM File	1 KB	5 (	DAC CTRL.svm	None	-	
Practa -	DAC_CTRL.vhd	9/03/2010 2:51 PM	VHDL File	2 KB		DAC CTRL and	All	-	
ymsas	ELEC3004top.ucf	17/08/2010 11:31	UCF File	3 KB	0	DAC_CTRL.vnd	All	- '	work
iseconfig	Prac1_a.sch	17/08/2010 2:42 PM	SCH File	20 KB	7 🤇	ELEC3004top.ucf	Implementatio	-	work
ELEC3600 Pro	Prac1a.gise	5/03/2012 6:08 PM	GISE File	2 KB	8 (	Prac1_a.sch	All	-	work
FactSage	Pracla.xise	5/03/2012 6:08 PM	Xilinx ISE Project	37 KB	0	SINEWAVE SVM	None	-	
FST4	SINEWAVE.sym	17/08/2010 11:14	SYM File	1 KB	3	Children and a	None	-	
glassfish3	SINEWAVE.vhd	17/08/2010 12:36	VHDL File	1 KB	10 (	SINEWAVE.vhd	All	•	work
HSC4	SQUAREWAVE.sym	17/08/2010 2:31 PM	SYM File	1 KB	11 🤇	SQUAREWAVE.sym	None	-	
IFOR	VI SQUAREWAVE.vhd	17/08/2010 2:31 PM	VHDL File	2 KB	12 (	SOUAREWAVE.vhd	All	-	work
inetpub	TRIWAVE.sym	17/08/2010 12:40	SYM File	1 KB	12 (	TRIMAVE sum	Nene		
Intel	VI TRIWAVE.vhd	17/08/2010 2:32 PM	VHDL File	2 KB	15	Thavid VE.Sym	None	-	
MinGW32-xy					14 🤇	TRIWAVE.vhd	All	•	work
Mswin									
Program Files									
Program Files ( +									
					Adding	files to project:			14 of 14 files (0 erro

You will now see a Project layout like this:

JSE Project Navigator (0.87xd) - C:\ELEC3004\Prac1a\Prac1a.xise - [Design Summary]									
Edit View Project Source Proce	ess Tools Window	w Layout Help							_ 8 )
i 🗋 🎓 🗟 i X 🗈 🖻 X 🗠	(a) » 🗩 🗩	ø ø 🔎 🗟 💫	5 H H	🖻 🎤 K? 🗍	> 🗵 📌 🛛 🗸				
Design ↔ □ 륜 >	🗙 👝 🖻 Design C	Verview			Pract	a Project Sta	tus		
View: 💿 拉 Implementation 🔘 🞆 Simulation		Summary OR Properties		Project File:	Pracita, xise	Parser	Errors:		No Errors
Hierarchy	ן פון וייני	Module Level Utilization	n	Module Name:	Prac1 a	Impler	nentatio	1 State:	New
👔 🖨 🔄 Pracla	│ <b>थ</b> │ ⊢ <u></u> ?	Fiming Constraints		Target Device:	xc3s500e-4fq320	-	Errors:	- State:	
□ clockdiv1.sym	<b>5</b>	Pinout Report Clock Report		Product Version:	ISE 13.4		Warning	s:	
DAC_CTRL.sym		Static Timing		Design Goal:	Balanced	-	Routina	 Results:	
SINEWAVE.sym	See Errors an	d Warnings	=	Design Strategy:	Xilinx Default (unlo	cked)	Timina C	onstraints:	
TRIWAVE.sym		Synthesis Messages	-	Environment:			Final Tim	ing Score:	
🔽 📄 🛄 xc3s500e-4fg320		Translation Messages							
SQUAREWAVE - behavioral (SQUA		viap Messages Place and Route Messa	ges		D-1-1-1				
		iming Messages		D	Detailed	Reports	<b>F</b>		
XLXI_2 - clo VIXI_1		tgen Messages	senes	Synthesis Depart	Status	Generated	Errors	warnings	intos
XLXI_11 - D G Add Source.	" F Source	leports	Juges	Translation Report					
XLXI_95 - SI	Source	nthesis Report		Man Report					
e ELEC3004to Open		lap Report		Place and Poute Per	ort				
a Remove		ace and Route Report	t 👻	Power Report					
No Processes Running Manual Com	npile Order	rties		Post-PAR Static Timir	na Report				
Processes: Prac1_a	lodule	e Message Filtering	te l	Bitgen Report					
Design Summar SmartGuide.		Clock Report							
Design Utilities User Constraints > Implement T	lop Module	Failing Constraints			I				
B Synthesize - XST	nlav N		. I	Depart Name	Secondar	y Reports	Cono	unted	
Generate Progra	ipiay P	✓ Show		Report Marine	Statu	•	Gene	rateu	
Expand All		Full Paths			Date Generate	ed: 03/06/2012	- 12:29:3	в	
Analyze Design Collapse All		Relative Paths							
Start 🔍 Design 🖺 F 🕅 Find	Ctrl+F	<ul> <li>File Name Only</li> </ul>	X	Design Summ	ary 🗵	J			
Console 📰 Design Prope	erties								↔□₽>
INFO:HDLCompiler:10 Source Prop	erties	/ELEC3004/Prac	la/clockdi	iv_1.vhd" into	library wor	k			
Launching Design Summarv/Report	Viewer	ompleted succes	ssfully.						_
<									Þ
Console 😢 Errors 🔬 Warnings 🕅	Find in Files Results								
Display full file paths of sources									

#### 8. Set the Full Paths option as shown above

9. If you double-click on Prac1\_a.sch, it will open in a window in the Project View Window:



#### 10. If you double-click on any of the ".vhd" files, you will see the contents of that file in the Project View window

ISE Project Navigator (0.87xd) - C:\ELEC3004\Prac1a\Pr	ac1a.xise - [clockdiv_1.v	hd]		
File Edit View Project Source Process Too	ls Window Layout	Help		_ 8 ×
South State     South	/ 🏓 🏓 👰 🏓	2 🔊		
Design	↔□₽× ╉	22	use IEEE.STD LOGIC ARITH.ALL;	*
📑 View: 💿 🔯 Implementation 🔘 🎆 Simulation	ÞE	23	use IEEE.STD_LOGIC_UNSIGNED.ALL;	
Hierarchy		24	Theorem the following library declaration if instantioning	
🚰 🖨 🗑 Pracla	_	25	one waiting relatives in this code.	
C:\ELEC3004\Prac1a\clockdiv1.sym	1	27	library UNISIM:	
C:\ELEC3004\Prac1a\DA2RefComp.sym	三	28	use UNISIM.VComponents.all;	
C:\ELEC3004\Prac1a\DAC_CTRL.sym	12	29		
C:\ELEC3004\Pracla\SINEWAVE.sym	_	30	entity clockdiv1 is	
C:\ELECS004\Practa\SQUAREWAVE.sym	~	31	Port (clkin: in STD_LOGIC;	
C(LEECS004(Indexed)(Indexed)(Indexed)	. %	32	clkout: out SID_LOGIC);	
SQUAREWAVE - behavioral (C:\ELEC3004\F	Prac1a\SQUAREWA	34		
TRIWAVE - behavioral (C:\ELEC3004\Prac1	a\TRIWAVE.vhd) 🛛 🐜	35	architecture Behavioral of clockdiv1 is	
🖶 🔂 🚆 Prac1_a (C:\ELEC3004\Prac1a\Prac1_a.s	ch)	36	signal Q: integer range 0 to 49999999;	
XLXI_2 - clockdiv1 - Behavioral (C:\ELE	C3004\Prac1a\clo	37	signal state: std_logic;	
XLXI_11 - DAC_CTRL - Behavioral (C:\E	C2004\Pracla\L	38	begin	
XIXI 95 - SINEWAVE - behavioral (C:\ELEC	LEC3004\Practa\DA2	39	clkout <= state;	
C:\ELEC3004\Prac1a\ELEC3004top.ucf	LECOUT (I INCLU (SI	40	process (cikin)	
4 "	_	42	if (clkin'event and clkin = '1') then	
		43	if(Q = 99) then	
No Processes Running		44	$Q \ll 0;$	E
Bit Deserver VIVI 2 de detit 4. Deterrierd		45	<pre>state &lt;= not state;</pre>	
The second secon		46	else	
Design Utilities		47	$Q \leq Q + 1;$	
		48	end 11;	
		49	end II;	
		51	end Behavioral:	
		52		
		53		*
		٠	m	۱. ۲
🕻 🕫 Design 🌓 Files 🌓 Libraries 🎛 Symbols 🖇	🛛 Options 🕢 🕨 🍃	ISE Desig	n Suite InfoCenter 🗵 🗵 Design Summary 🗵 🔯 Prac1_a.sch* 🗵 📄 ELEC3004top.ucf 🗵 📄 dockdiv_1.vhd 🛽	
Console				⇔□₽×
Started : "Launching ISE Text Editor	to edit ELEC300	4top.uc	£".	
Started : "Launching ISE Text Editor	to edit clockdi	v_1.vhd	".	
				-
				F.
📋 Console 🙆 Errors 🔔 Warnings 🕅 Find in Fil	es Results			
				Ln 35 Col 1 VHDI
		_		

#### 11. To see the contents of ELEC3004top.ucf, double-click on the filename

🝃 ISE	JSE Project Navigator (O.87xd) - C:\ELEC3004\Prac1a\Prac1a.xise - [ELEC3004top.ucf]						
File	e Edit View Project Source Process Tools Window La	yout	Help	_ <i>B</i> ×			
1 🗋 🛚	े 🖉 🔍 🔍 🖉 🖓 🕼 ि 🗙 🔊 🖓 📲 🛃	ð ,#	2 🔎	) 🕾 🗄 🖬 🖙 🔑 🛠? 🕨 🔈 🗶 💡			
Design	Save All ↔ □		1	<pre>#PACE: Start of Constraints generated by PACE</pre>			
📑 👫 Vie	ew: 💿 🄯 Implementation 🔘 🔝 Simulation	ÞE	2				
Ш	lierarchy	_	3	#PACE: Start of PACE I/O Pin Assignments			
	Pracla	=	4	NET "CIKSUMNZ" LOC = "B8" ;			
	C:\ELEC3004\Prac1a\clockdiv1.sym	<u>_</u>	5	# DEDS #NFT "LFDs<0>" LOC = "J14" ·			
	C:\ELEC3004\Prac1a\DA2RefComp.sym		7	NET "LEDSO" LOC = "J14" ;			
	C:\ELEC3004\Prac1a\DAC_CTRL.sym	5	8	<pre>#NET "LEDs&lt;1&gt;" LOC = "J15" ;</pre>			
	C:\ELEC3004\Prac1a\SINEWAVE.sym		9	#NET "LEDs<2>" LOC = "K15" ;			
<b>1</b>	C:\ELEC3004\Prac1a\SQUAREWAVE.sym	∕∿	10	<pre>#NET "LEDs&lt;3&gt;" LOC = "K14" ;</pre>			
	C:\ELEC3004\Prac1a\TRIWAVE.sym	24	11	<pre>#NET "LEDs&lt;4&gt;" LOC = "E17" ;</pre>			
	xc3s500e-4tg320     Source Exceptional (C) ELECTOR() Report -> COLLAREN()	104	12	#NET "LEDs<5>" LOC = "P15" ;			
	TPINAVE - behavioral (C:\ELEC3004\Practa\SQUAREWA	1	13	#NET "LEDs<6>" LOC = "F4" ;			
	Prac1 a (C) ELEC3004 (Prac1 a sch)	20-	14	#NET "LEDs<7>" LOC = "R4" ;			
	XLXI 2 - clockdiv1 - Behavioral (C:\ELEC3004\Prac1a\clo		15	#SPI interface for PMOD DM1 board			
	XLXI 11 - DAC_CTRL - Behavioral (C:\ELEC3004\Prac1a\E		17	* SFI Interface for FROD DAT board NET "DA1 D1" LOC = "R18": $\ddagger$ JB2			
	XLXI_48 - DA2RefComp - DA2 (C:\ELEC3004\Prac1a\DA2	$\underline{\circ}$	18	#NET "DA1 D2" LOC = "R15"; #JB3			
	🐘 XLXI_95 - SINEWAVE - behavioral (C:\ELEC3004\Prac1a\SI		19	NET "DA1 SYNC" LOC = "M13"; #JB1			
	C:\ELEC3004\Prac1a\ELEC3004top.ucf		20	NET "DA1 CLK" LOC = "T17"; #JB4			
•	4		21	_			
			22	#GPIO JA FOR Pmod boards			
। 🏲 🏅	No Processes Running		23	#NET "JA<1>" LOC = "L15" ;			
Pit Pi	rocesses: ELEC3004top.ucf		24	#NET "JA<2>" LOC = "K12" ;			
++++			25	#NET "JA<3>" LOC = "L17" ;			
<u> 194</u>			26	#NET "JA<4>" LOC = "M15";			
21			27	#NET "TA " LOC = "KIS";			
			20	#NET "JA<9>" LOC = "M14" :			
			30	#NET "JA<10>" LOC = "M16" :			
			31	#GPIO JB			
			32	#NET "JB<1>" LOC = "M13" ;			
			۰ III	•			
( 🔤	Design 🖺 Files 🚺 Libraries 😒 Symbols 💱 Options 🕢		) 🗵 D	esign Summary 🗵 🕑 Prac1_a.sch* 🗵 📄 ELEC3004top.ucf 🗵 🕕			
Console	2			↔ □ 문 ×			
				A			
Sta	arted : "Launching ISE Text Editor to edit cloo	kdi:	v_1.vhc	1".			
Pre	eparing to edit ELEC3004top.ucf						
				*			
•	III			4			
<b>C</b>	onsole 😢 Errors 🔔 Warnings 🕅 Find in Files Results						
Save a	Il the files that need saving			Ln1 Col1 UCF			

The University of Queensland - School of Information Technology and Electrical Engineering Page 7 of 13

12. Next select **Process Properties**, then in Startup Options, set **FPGA Start-Up Clock** to JTAG Clock, and then click OK. If this is the first time you have used this software, you may have to try instruction 13 below, first, then repeat instruction 12 to set the FPGA Start-Up Clock.

7	SE Project Navigator (O.87xd) - C:\ELEC	:3004\Prac	1a\Prac1a.	xise -	[C:\ELEC	3004	\Prac
Ð	File Edit View Project Source	Process	Add To	ools	Windo	w L	ayou
	🖻 🗗 🖉 🕹 🕹 🗛 🖻 🗙	🕨 Imple	ement Top	Mod	ule	B	2
Desi	jn	¶∰ Run					
c 🌁	View: 💿 🄯 Implementation 🔘 🧱 Sir	ReRu	n			X	
	Hierarchy	Rerur	All			-1	
n	🖻 😇 Pracla	Stop				abc	
-	C:\ELEC3004\Prac1a\clock	Run \	Nith Curre	ent Da	ta	~	
őő	C:\ELEC3004\Prac1a\DA2R	Force	Process U	Jp-to-	Date	<u>a(0)</u>	
E I		-			_		
<u> </u>		📲 Proce	ess Propert	ties		-	
	C\ELEC3004\Practa\SQUA	AVE cum	y				::::

📽 Process Properties - Startup Options			×		
Category General Options Configuration Options Startup Options Readback Options	Switch Name	Property Name	Value		
	-g StartUpClk: -g DonePipe:	FPGA Start-Up Clock Enable Internal Done Pipe	JTAG Clock		
	-g DONE_cycle:	Done (Output Events)	Default (4) 💌		
	-g GTS_cycle:	Enable Outputs (Output Events)	Default (5)		
	-g GWE_cycle:	Release Write Enable (Output Events)	Default (6) 🔹		
	-g LCK_cycle:	Wait for DLL Lock (Output Events)	Default (NoWait)		
	-g DriveDone:	Drive Done Pin High			
	Property display level: Standard 💌 🗹 Display switch names Default				
OK Cancel Apply Help					

Now you can generate the file which will be downloaded to the Nexys 2 board using Digilent Adept software.

13. Click once on the Prac1\_a filename in Hierarchy, and then double-click Generate Programming File.

#### If necessary, repeat instruction 12 to set the FPGA Start-Up Clock.

After 1 - 2 minutes, a file called "prac1\_a.bit" will be saved to your Working Directory

	No Pro	ocesses Running		,		
₽t;	Processes	Prac1_a				
100 100 100 100 100 100 100 100 100 100	Design Summary/Reports Design Utilities User Constraints Synthesize - XST					
		Generate Pr				
	🖻 🗄 🚯	Configure T	Run			
	····· •••	Analyze Des	ReRun			
c 🗉	C Design	Files	Rerun All	ptions		

If all has gone well, you will see a message, "Process "Generate Programming File" completed successfully" in the Console window at the bottom of the screen.



### Using the Digilent Adept software

1. To download the file to your board, connect the USB to JTAG cable that comes with the Nexys 2 board, then start up the Digilent Adept software.



\land Digilent NE

> Config FPI

Found devi Found de Initializati Device Device Set Config

2. From the startup page, you may have to select Onboard USB, then Browse to your file and select Open



3. Now press the **Program** button.

gilent Adept	Digilent Adept
Connect: Onboard US8 Product: Nexys2 - 500	Connect: Onboard USB
nfig Test Register I/O File I/O I/O Ex Settings	Config Test Register I/O File I/O I/O Ex Settings
FPGA     prac1_a.bit     Browse     Program	FPGA XC3S500E prac1_a.bit v Browse Program
PROM XCF04S Program Program	PROM vCF04S Program
Initialize Chain	Initialize Chain
d device ID: f5046093 d device ID: 41c2093 lization Complete. vice 1: XC35500E vice 2: XCF04S onfig file for XC3S500E: "C:\ELEC3004\Prac1a\prac1_a.bit"	Device 1: XC3S500E Device 2: XCF045 Set Confg file for XC3S500E: "C:\ELEC3004\Prac1a\prac1_a.bit" Set Confg file for XC3S500E: "C:\ELEC3004\Prac1a\prac1_a.bit" Preparing to program XC3S500E Programming

You should now have a sinewave being sent to the PMOD-DA2 on port JB1 of the Nexys 2. You may look at this 4. with your oscilloscope to verify that it is working correctly. To see the VHDL code used to generate the sinewave, double-click on the **SINEWAVE.VHD** file.

A green progress bar will appear

#### Questions

If you have the DAC Filter board available, the Raw signal is connected to the upper PMOD-CON4 connector and the Filtered signal is connected to the lower PMOD-CON4 connector.

- 1. Plot the output waveform/s on the oscilloscope. What is the amplitude and frequency of the sine wave generated on each available channel?
- 2. The Master Clock is 50MHz, which is then divided by 200, in clockdiv1.vhd, to produce **Fr**. This frequency, **Fr**, controls the readout rate of the LUT which is n=16 elements long. If it takes 16 clock cycles of **Fr** to produce a complete LUT cycle, what is the theoretical audio output frequency? Is it the same as your measured frequency?
- 3. Can you derive the simple equation for the audio output frequency, based on the value of clockdiv1, and n = the length of the LUT?
- 4. Try to confirm that the DAC step size is approximately the same as that calculated in the preparation. If it is not, can you explain why? **Hint** 1: is the DAC connected directly to the output? **Hint** 2: can you see a relationship between the steps in the output waveform, and the changes in the values in the LUT?
- 5. Suggest how you might modify the VHDL code so that a LUT with only 8 points is required. What are the advantages and disadvantages of this approach?

#### Part 2: Direct Digital Synthesis

Modify the original HDL code so that:

- 1. A sine wave of **half** the original **amplitude** is generated. Look at the resultant trace of the oscilloscope. **Hint**: how does the "shifted" binary representation change if you divide by two?
- 2. A sine wave of **half** the original **frequency** is generated. Note: in principle there are two ways of doing this; changing the clock divide or changing the size of the LUT. Try both. Which is best?
- 3. What would you need to do to generate a sine wave of an arbitrary frequency? Can you write some Matlab code that generates the values required for the LUT? Hint: A sinewave ranges from -1 to +1. Now convert this to a 0 to +1 range, then from 0 to the 12-bit maximum value.

Next, try using the dec2bin(value, no. of bits) function.

#### Part 3: Attempt the following for a challenge

Sinewave.vhd can be replaced with either triwave.vhd, or squarewave.vhd, thus changing the output waveform. In fact, an arbitrary waveform (shape and frequency) could be generated using a suitable LUT.

The following instructions show how to replace sinewave.vhd with one of the others.



1. Click on the Symbols tab, then click once on the name of your project in the Categories window.

2. You will see a list of symbols related to your project. If you click on SQUAREWAVE in the **Symbols** window, then move the mouse over the schematic, you will see a grey symbol on the schematic.

> ISE Project Navigator (0.87xd) - C.\ELEC3004\Prac1a\Prac1a.xise - [C.\ELEC3004\Prac1a\Prac1_a.sch]										
File Edit View Project Source Process Add Tools Wind	ow Layout Help	_ <i>8</i> ×								
$\square \not \Rightarrow \blacksquare \not \exists \square \land \land$										
Symbols ↔ 🗆 🗗 🛪		<b>^</b>								
Categories  - <-All Symbols> - Actil Symbols> - ActilEC3004/PracLa> - Antimetic Buffer - Carry_Logic - Compartor - Counter - DDR Filip_Flop Decoder  - Conter - Decoder - Conter - Decoder - Conter -	M     DA2RefCon       Image: State of the state									
Symbols           DA2RefComp           DAC_CTRL           -SIREWAVE           -SQUAREWAVE           -TRINAVE           - clockdiv1										

3. If you **click once** at a suitable location on the schematic, then press the ESC key, you will see the SQUAREWAVE symbol at that location. It can now be moved with the mouse. To place multiple copies of the symbol, click at multiple locations until you have enough, then press ESC



There are four window functions available: F5 = Refresh, F6 = Show all, F7 = Zoom out, F8 = Zoom in.

4. If you **click once** on a placed symbol, it will change from blue to red. If you then press the Delete key, it will be removed from the schematic, thus:



5. The SQUAREWAVE module can now be dragged to the location where SINEWAVE was and the connections will be automatically joined.



6. Use the Save All button which is just under View on the menu bar.

> ISE Pro	oject I	Vavigato	r (O.87x	d) - C:\ELE	C3004\Pra	c1a\Prac	1a.xise -	[C:\ELEC3	004\Prac1a	a\Prac1_a
File	Edit	View	Project	Source	Process	Add	Tools	Window	Layout	Help
	8	5 3	× 1	<u>)</u>	< 10 G	»	æ ø	BB	P 🗟 [	2
Options		Save Al	<b>D</b>				↔ [	38×[	<b>k</b>	
		Jurera		Select Opti	ons				<b>H</b>	

Before generating the new ".bit" file, you may wish to rename the previous "Prac1a.bit" to "Prac1\_sinewave.bit", because the process will overwrite the current "Prac1a.bit" with the bitfile relating to your new schematic, and it is easier to compare different project outputs by using Digilent Adept to download a bitfile in a few seconds, than to create/rebuild a project with different functionality.

7. Click once on the **Design** tab, then right-click **Generate Programming File**, then click on **Rerun** <u>All</u> Assuming there are no errors, a new bitfile will be generated.



- 8. Follow the steps from "Using the Digilent Adept software" to download this new file to the Nexys 2 board.
- Q.1 Look at the waveform/s on the oscilloscope. What amplitude and frequency do you observe on each channel?
- Q.2 How could you halve the amplitude?
- Q.3 How could you double or halve the frequency?
- Q.4 If you have the filter board, is there a difference between the waveforms on each channel?
- Q.5 Repeat Steps 1 to 8 immediately above, using TRIWAVE.VHD

The University of Queensland - School of Information Technology and Electrical Engineering

Page 12of 13

# **Appendix:**

Sinewave.vhd

library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.std\_logic\_unsigned.all; entity SINEWAVE is port ( DATAOUT : out std\_logic\_vector(11 downto 0); SAMPLECLK : in std\_logic ); end SINEWAVE; architecture behavioral of SINEWAVE is signal I : integer range 0 to 15; begin with I select DATAOUT <= "10000000000" when 0, --800 "101100001111" when 1, --B0F "101100001111" when 1, "110110100111" when 2, "111101100011" when 3, "11111111111" when 4, "111101100011" when 5, "110110100111" when 6, "101100001111" when 7, "10000000000" when 8, "010011110000" when 9, "001001011000" when 10, "000010011100" when 11, "00000000000" when 12, "000010011100" when 13, "001001011000" when 14, "010011110000" when 15;

I <= I + 1 when rising\_edge(SAMPLECLK);</pre>

end behavioral;